

06/05/97

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE  
PATENT EXAMINING OPERATION

Re: Attorney Docket No.: SAR 12082

Assistant Commissioner for Patents  
Washington, D.C. 20231  
BOX PATENT APPLICATIONA  
06/05/97  
67812 US S PTO  
08/8669589NEW APPLICATION TRANSMITTAL

Enclosed herewith for filing is the patent application of

Inventor: **Christopher Hugh Strolle**For: **METHOD AND APPARATUS FOR PERFORMING BANDEDGE EQUALIZATION**

1. Benefit of Prior U.S. Application (35 U.S.C. 119(e), 120, or 121):

This application claims the benefit of U.S. Provisional Applications Nos.: Filing Date  
60/019,308 June 7, 1996

2. Papers Required for Filing Date Under 37 CFR 1.53(b)

8 Pages of Specification  
 4 Pages of Claims  
 1 Page of Abstract  
 2 Sheets of Drawings

In addition to the above papers there is also attached:

Combined Declaration and Power of Attorney  
 Unsigned Declaration.

Small Entity Statement  
 Original verified statement executed by the inventor under 37 CFR 1.9(f) and 1.27(b).

Assignment

Assignment of the invention to **Sarnoff Corporation**, a New Jersey corporation having a place of business at 201 Washington Road, Princeton NJ 08543 is enclosed.

Information Disclosure Statement.

**Fee Calculation**CLAIMS AS FILED

No. Filed	No. Extra	Other Than Small Entity	Small Entity Basic Fee \$385.00	Other Than Small Entity \$770.00
Total Claims	16 - 20 = 0	x \$ 11.00	\$ 22.00 =	\$ 0.00
Independent Claims	3 - 3 = 0	\$ 40.00	\$ 80.00 =	\$ .00

Filing Fee Calculation \$770.00

Fee Payment being made at this time

Basic Filing Fees \$770.00

Assignment \$ 0.00  
TOTAL FEES ENCLOSED \$770.00

Method of Payment of Fees  
Check for is enclosed.

Authorization to Charge Deposit Account  
The Commissioner is hereby authorized to charge the above-identified fees and any additional fees during the entire pendency of this application to Account No. 04-0203. This transmittal letter is enclosed in triplicate.

37 CFR 1.16 and 37 CFR 1.17

Instructions as to Overpayment Credit Account No. 04-0203.

Please direct all correspondence to:

William J. Burke, Esq.  
Sarnoff Corporation  
c/o Patent Operations  
CN 5300  
Princeton, NJ 08543

Respectfully submitted,

  
John V. Silverio  
Registration No. 34,014  
Attorney for Applicant

Sarnoff Corporation  
CN 5300  
Princeton, NJ 08543  
(609) 734-2454

**METHOD AND APPARATUS FOR  
PERFORMING BANDEDGE EQUALIZATION**

**CROSS-REFERENCE TO RELATED APPLICATION**

5        This non-provisional U.S. national application, filed under 35 U.S.C. §111(a) claims, under 35 U.S.C. §119(e)(1), the benefit if the filing date of provisional U.S. application no. 60/019,308, filed under 35 U.S.C. §111(b) on June 7, 1996.

**FIELD OF THE INVENTION**

10       The invention relates to digital information transmission systems. More particularly, the invention relates to improved timing recovery circuitry in digital information transmission systems that employ bandedge timing recovery.

15       **BACKGROUND OF THE DISCLOSURE**

A conventional digital information transmission system contains a data source, a transmitter, a transmission medium, and a receiver. Illustratively, in a digital television system, the data source is a digitized audio-video signal, the transmitter contains a plurality of application encoders (e.g., a video signal encoder, an audio signal encoder, and a system control information encoder), a transport encoder for packetizing and multiplexing the encoded signals and an M-ary quadrature amplitude modulation (QAM) modulator. The transmission medium is typically a cable network or wireless path.

25       The receiver in a digital television system contains a demodulator for demodulating the QAM signal, a transport decoder for depacketizing and demultiplexing the encoded signals, a plurality of application decoders, and a presentation device for displaying the information from the data source to a user, e.g., the presentation device can be a conventional television. The 30 demodulator produces a serial baseband digital signal (a bit stream containing packetized and multiplexed digital information). As is well-known in the art, the demodulator accomplishes carrier recovery, signal equalization, packet synchronization and the like, to generate a useful

20250000-100000000000

baseband digital signal. The baseband signal must be further processed by a transport decoder to extract from the baseband signal the video, audio and timing information within the data packets.

In a digital information transmission system employing bandedge timing recovery, an imbalance in the amplitudes of the upper and lower bandedge signal strength causes "stress" or jitter in the timing recovery circuitry. To produce jitter-free timing signals, such timing recovery circuitry rely on constant or near constant signal strength at both bandedges. If the incoming signal becomes attenuated, in some cases a 10 db difference between upper and lower bandedge signal strength can occur for broadband signals, timing signals are no longer produced in a jitter-free manner and the demodulator may be "thrown out of sync" with the rest of the system resulting in a degraded or non-existent baseband signal.

For example, in wireless communication systems, as the carrier frequency increases, the impact of multipath attenuation becomes more pronounced. Traditional equalizers in these types of systems can easily compensate for multipath attenuation by employing some standard form of closed end cancellation to eliminate the reflected signal that causes the incident signal attenuation. However, for broadband signals, a conventional equalizer does not compensate for different attenuation at each bandedge, e.g., an imbalanced bandedge signal strength. Consequently, the timing loop becomes "stressed" when the imbalanced signals are received. This results in jitter or unevenly spaced intervals of the timing signals. Properly spaced timing signals are critical to the optimal operation of the receiver.

Therefore, a need exists in the art for a method and apparatus that can autobalance the amplitudes of the bandedges of the incoming signal to reduce timing signal jitter caused by an imbalance in amplitudes of the upper and low bandedge signals.

SUMMARY OF THE INVENTION

The disadvantages heretofore associated with the prior art are overcome by the present invention of a method and apparatus for performing bandedge equalization. Specifically, the apparatus contains a 5 pre-equalizer for adjusting the amplitudes of the bandedges of a broadband signal in response to a control signal. A bandedge filter is connected to the pre-equalizer and extracts a bandedge signal from the broadband signal. Lastly, a bandedge signal processor that is connected to the bandedge filter generates the control signal in response to said bandedge signal. In this 10 manner, when the bandedges of the broadband signal are asymmetric, the apparatus adjusts the signal strength of each bandedge with respect to one another to equalize (balance) the bandedges. The balanced signal can then be used by a bandedge timing recovery circuit. As such, the accuracy of a bandedge timing recovery circuit is not impacted by the asymmetric 15 bandedges of the input signal.

BRIEF DESCRIPTION OF THE DRAWINGS

The teachings of the present invention can be readily understood by considering the following detailed description in conjunction with the 20 accompanying drawings, in which:

FIG. 1 shows a high level block diagram of a receiver in accordance with the invention; and

FIG. 2 shows a detailed block diagram of the bandedge equalizer of the present invention.

25 To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures.

DETAILED DESCRIPTION

30 FIG. 1 depicts a high level block diagram of a receiver 100 in accordance with the teachings of the present invention. The receiver shall be described in the context of a conventional digital television application.

However, from the following disclosure, those skilled in the art will understand that this form of inventive receiver can be used in any digital data transmission system that uses a bandedge timing recovery technique.

The receiver 100 contains a tuner 102, a demodulator 104, a 5 transport decoder 108, one or more application decoders 110, and one or more presentation devices 112. Typically, the tuner 102 (also known as an RF/IF front end), located prior to the demodulator 104 and connected thereto, selects one channel of information for receipt from multiple available channels carried by a transmission medium such as a cable 10 network or wireless transmission system.

The input signal to the demodulator 104 is a modulated analog signal, e.g., an M-ary QAM signal (where M is typically 16, but can be 32, 64, 256 and the like), centered at a low intermediate frequency (IF), e.g., a 5 MHZ IF having a 6 MHZ bandwidth. Although discussed in relation to a 15 QAM signal, those skilled in the art will understand that the invention can be utilized with any other form of modulation, e.g., vestigial sideband (VSB), offset QAM (OQAM) and the like. The demodulator 104 demodulates the input signal to generate a digital bit stream represented by a series of signal samples, where each sample is a byte of digital data 20 representing a sample of a channel symbol. This digital data contains encoded and compressed audio and video signals and system control information. To facilitate accurate input signal sampling, the demodulator contains the bandedge equalizer 116 of the present invention as well as a conventional bandedge timing recovery circuit 106 for producing 25 substantially jitter-free timing signals. There are many such bandedge timing recovery techniques available in the art, all of which will be improved using the bandedge equalizer of the present invention.

The demodulated signal is then sent to the transport decoder 108 wherein a transport timing synchronization signal is generated from the 30 transmitter timing information contained in the bit stream. The transport decoder 108 depacketizes and demultiplexes the data packets as well as decodes appropriate system control information. The data from the packets

is transferred to an appropriate application decoder 110, e.g., video data is sent to an MPEG video decoder, audio data is sent to an MPEG audio decoder, and system control information is sent to one or more control signal decoders. The applications ultimately produce information that is 5 presented to a user on a presentation device 112 such as a conventional television, computer terminal, and the like.

FIG. 2 depicts a detailed block diagram of the demodulator 104 containing the bandedge equalizer 116 of the present invention. The inventive bandedge equalizer corrects amplitude differences in the upper 10 and lower bandedge signal strength. As such, the bandedge timing recovery circuit 106 is not affected by a bandedge amplitude imbalance.

As the QAM signal is analog, the received QAM signal is first sampled by an (A/D) converter 200 which converts the input signal into a digital data stream. Optimal sample timing for the A/D converter is 15 provided by the bandedge timing recovery circuit 106. Within this data stream are digitized samples of information containing audio, video and system control. If the incoming signal had suffered some level of asymmetric attenuation during transmission, any or all of these signals may have been altered. Since system control signals contain important 20 system timing information, the receiver's ability to process the output signal may be compromised as a result of the signal attenuation.

Following the A/D converter 200, the demodulator further contains a quadrature demodulator, 202, the bandedge equalizer 116, and a conventional equalizer and quantizer circuit 204. The quadrature 25 demodulator 204 produces an in-phase (I) and quadrature phase (Q) signal components from the sampled input signal. The I and Q components are bandedge equalized (balanced) by the bandedge equalizer 116 to ensure that both bandedges of the I and Q components have substantially equal amplitude. The bandedge equalized signal is then conventionally equalized 30 to suppress intersymbol interference and quantized to produce a digital symbol stream. The bandedge equalization ensures that a bandedge timing recovery technique operates properly, i.e., substantially jitter-free.

More specifically, bandedge equalization is accomplished by passing the I and Q component signal through respective pre-equalizers 300 and 302 and then through respective matched filter/complements 304 and 306. Each matched filter/complement contains two filters: conventional matched filters 308 and 310 that are matched to the input symbol shape and a bandedge filter 312 and 314. Each bandedge filter 312 and 314 has a bandwidth profile that positions a bandedge slope of the filter centrally at both the high and low bandedges of the input signal bandwidth (e.g., at approximately 2 and 8 MHz for a digital television signal). Furthermore, 5 the frequency response of the bandedge filter has a bandedge slope that is the complement of the slope of the input signal bandedge slope, i.e., the bandedge filter is the compliment of the matched filter. As such, the bandedge filters 312 and 314 produce a double sideband, amplitude modulated signal containing symbol timing information. This bandedge 10 filtered signal, having both I and Q components, is used by a conventional bandedge timing recovery circuit. The bandedge filtered signal is also used by the bandedge equalizer 116 to compensate for any imbalance in the bandedge signal amplitudes. 15

The output signal of the bandedge filters 312 and 314 is then applied 20 to a "make complex" processor 316 that combines the I and Q components to form a complex signal. The complex signal is further processed by a bandedge signal processor 315. This processor contains a pair of Hilbert filters 318 and 320, a pair of magnitude processors 322 and 324, a subtractor 312 and a loop filter 314. The complex signal is then filtered by 25 two Hilbert filters 318 and 320 which extract the negative and positive bandedge components respectively from the complex signal. The Hilbert filters can be simple three-tap filters, since the bandedge signals are narrowband and three tap filters are very effective in separating the positive and negative components of narrowband signals. In the complex 30 domain, the (-) Hilbert filter has characteristic  $\begin{bmatrix} 0 & 1 & 0 \\ -.5 & 0 & .5 \end{bmatrix}$  and the

(+) Hilbert filter has characteristic  $\begin{bmatrix} 0 & 1 & 0 \\ .5 & 0 & -.5 \end{bmatrix}$ . These matrices eliminate undesirable signal components and produce the bandedge signals. After filtering, the negative and positive components are then passed through negative and positive magnitude processors 322 and 324 which determine 5 the instantaneous magnitudes of the negative and positive bandedge signals. These signals form a minuend and subtrahend for a subtractor 326. Specifically, the negative bandedge magnitude signal forms the subtrahend and the positive bandedge magnitude signal forms the minuend. The difference value produced by the subtractor is a preliminary 10 adjusting factor  $\omega$  which represents the difference in magnitudes between the upper and lower bandedge signal strengths. The preliminary adjusting factor  $\omega$  forms the input to the loop filter 328 (a low pass filter). The output of the loop filter 328 is the final adjusting factor  $\alpha$ . The final adjusting factor  $\alpha$  is applied to the pre-equalizers 300 and 302 to balance the I and Q 15 components of the incoming demodulated signal which is then processed by the remaining receiver circuitry. The pre-equalizer has the following characteristic  $\begin{bmatrix} 0 & 1 & 0 \\ \alpha & 0 & -\alpha \end{bmatrix}$ , where  $-0.5 < \alpha < 0.5$ .

As such, if the upper bandedge frequency has a larger amplitude than the lower bandedge frequency, the pre-equalizer attenuates the lower 20 bandedge frequency signal by an amount ( $\alpha$ ) that is proportional to the signal difference ( $\omega$ ). If the converse occurs, i.e., lower bandedge signal larger than the upper bandedge signal, then the pre-equalizer attenuates the lower bandedge signal. As a result, the bandedge signals used by a downstream bandedge timing recovery technique have substantially equal 25 amplitudes. Consequently, the timing recovery is not impacted by a bandedge imbalance at the input of the receiver.

The foregoing description of the pre-equalizer attenuated the imbalanced signals to achieve balance, however, amplifying the bandedge with the lower signal strength would function just as well to achieve 30 balanced bandedge signals.

Although various embodiments which incorporate the teachings of the present invention have been shown and described in detail herein, those skilled in the art can readily devise many other varied embodiments that still incorporate these teachings.

### What Is Claimed Is:

1. Apparatus for equalizing the amplitudes of the bandedges of a broadband signal comprising:
  - 5 a pre-equalizer for adjusting the amplitudes of the bandedges of said broadband signal in response to a control signal;
  - a bandedge filter, connected to said pre-equalizer, for extracting a bandedge signal from said broadband signal; and
  - 10 a bandedge signal processor, connected to said bandedge filter, for generating said control signal in response to said bandedge signal.
2. The apparatus of claim 1 wherein said bandedge signal processor comprises:
  - 15 a first filter for producing a first bandedge signal from said bandedge signal;
  - a second filter for producing a second bandedge signal from said bandedge signal;
  - 20 a first magnitude processor, connected to said first filter, for generating a first magnitude value representing the magnitude of said first bandedge signal; and
  - a second magnitude processor, connected to said second filter, for generating a second magnitude value representing the magnitude of said second bandedge signal.
- 25 3. The apparatus of claim 2 wherein said bandedge signal processor further comprises:
  - a subtractor, connected to said first and second magnitude processors, for producing a difference value representing the difference between said first and second magnitude values; and
  - 30 a loop filter, connected to said subtractor, for generating said control signal from said difference value.

4. The apparatus of claim 2 wherein said first filter is a first Hilbert filter.

5. The apparatus of claim 2 wherein said second filter is a second Hilbert filter.

6. The apparatus of claim 5 wherein said first Hilbert filter has a form

$$\begin{bmatrix} 0 & 1 & 0 \\ -.5 & 0 & .5 \end{bmatrix}.$$

10 7. The apparatus of claim 5 wherein said second Hilbert filter has a form

$$\begin{bmatrix} 0 & 1 & 0 \\ .5 & 0 & -.5 \end{bmatrix}.$$

8. The apparatus of claim 1 wherein the pre-equalizer has the form

$$\begin{bmatrix} 0 & 1 & 0 \\ \alpha & 0 & -\alpha \end{bmatrix},$$
 where  $\alpha$  is a magnitude of the control signal.

15 9. The apparatus of claim 1 wherein the pre-equalizer attenuates a particular bandedge of said broadband signal in response to said control signal.

20 10. The apparatus of claim 1 wherein the pre-equalizer amplifies a particular bandedge of said broadband signal in response to said control signal.

11. Apparatus for equalizing the amplitudes of the bandedges of a  
25 broadband signal comprising:

    a pre-equalizer for adjusting the amplitudes of the bandedges of said broadband signal in response to a control signal;

    a bandedge filter, connected to said pre-equalizer, for extracting a bandedge signal from said broadband signal;

a first Hilbert filter connected to said bandedge filter for producing a first bandedge signal from said bandedge signal;

a second Hilbert filter connected to said bandedge filter for producing a second bandedge signal from said bandedge signal;

5 a first magnitude processor, connected to said first Hilbert filter, for generating a first magnitude value representing the magnitude of said first bandedge signal; and

a second magnitude processor, connected to said second Hilbert filter, for generating a second magnitude value representing the magnitude of  
10 said second bandedge signal

a subtractor, connected to said first and second magnitude processors, for producing a difference value representing the difference between said first and second magnitude values; and

15 a loop filter, connected to said subtractor, for generating said control signal from said difference value.

12. A method of equalizing the amplitudes of the bandedges of a broadband signal comprising the steps of:

20 adjusting the amplitudes of the bandedges of said broadband signal in response to a control signal;

extracting a bandedge signal from said broadband signal; and  
generating said control signal in response to said bandedge signal.

13. The method of claim 12 wherein said generating step further comprises  
25 the steps of:

producing a first bandedge signal from said bandedge signal;

producing a second bandedge signal from said bandedge signal;

generating a first magnitude value representing a magnitude of said first bandedge signal; and

30 generating a second magnitude value representing a magnitude of said second bandedge signal.

14. The method of claim 13 wherein said control signal generating step further comprises the steps of:

producing a difference value representing the difference between said

5 first and second magnitude values; and

generating said control signal from said difference value.

15. The method of claim 12 wherein said adjusting step comprises the step of attenuating a particular bandedge of said broadband signal in response

10 to said control signal.

16. The method of claim 12 wherein said adjusting step comprises the step of amplifying a particular bandedge of said broadband signal in response to said control signal.


00000000000000000000000000000000


Abstract of the Disclosure

A method and apparatus for performing bandedge equalization. Specifically, the apparatus contains a pre-equalizer for adjusting the 5 amplitudes of the bandedges of a broadband signal in response to a control signal. A bandedge filter is connected to the pre-equalizer and extracts a bandedge signal from the broadband signal. Lastly, a bandedge signal processor that is connected to the bandedge filter generates the control signal in response to said bandedge signal. In this manner, when the 10 bandedges of the broadband signal are asymmetric, the apparatus adjusts the signal strength of each bandedge with respect to one another to equalize (balance) the bandedges. The balanced signal can then be used by a bandedge timing recovery circuit. As such, the accuracy of a bandedge timing recovery circuit is not impacted by the asymmetric bandedges of the 15 input signal.

100-0000000000000000

FIG. 1





**FIG. 2**

**COMBINED DECLARATION AND POWER OF ATTORNEY**

As a below-named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if multiple names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled **METHOD AND APPARATUS FOR PERFORMING BANDEdge EQUALIZATION**, the specification of which is being (was) filed under the above-identified Attorney Docket Number

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56(a).

**PRIORITY CLAIM**

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed.

<hr style="width: 100px; border: 0; border-top: 1px solid black; margin-right: 10px;"/>	<hr style="width: 100px; border: 0; border-top: 1px solid black; margin-right: 10px;"/>	<hr style="width: 100px; border: 0; border-top: 1px solid black; margin-right: 10px;"/>	Yes <input type="checkbox"/> No <input type="checkbox"/>
(Number)	(Country)	(Day/Month/Year Filed)	(Priority Claimed)

<hr style="width: 100px; border: 0; border-top: 1px solid black; margin-right: 10px;"/>	<hr style="width: 100px; border: 0; border-top: 1px solid black; margin-right: 10px;"/>	<hr style="width: 100px; border: 0; border-top: 1px solid black; margin-right: 10px;"/>	Yes <input type="checkbox"/> No <input type="checkbox"/>
(Number)	(Country)	(Day/Month/Year Filed)	(Priority Claimed)

I hereby claim the benefit under Title 35, United States Code § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application.

<hr style="width: 100px; border: 0; border-top: 1px solid black; margin-right: 10px;"/>	<hr style="width: 100px; border: 0; border-top: 1px solid black; margin-right: 10px;"/>	<hr style="width: 100px; border: 0; border-top: 1px solid black; margin-right: 10px;"/>
(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
<hr style="width: 100px; border: 0; border-top: 1px solid black; margin-right: 10px;"/>	<hr style="width: 100px; border: 0; border-top: 1px solid black; margin-right: 10px;"/>	<hr style="width: 100px; border: 0; border-top: 1px solid black; margin-right: 10px;"/>
(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below:

**PROVISIONAL APPLICATION NUMBER**  
60,019,308

**FILING DATE**  
June 7, 1996

**POWER OF ATTORNEY**

As a named inventor, I hereby appoint the following attorneys jointly and each of them severally, with full power of substitution, delegation, and revocation, to prosecute this application, to make alterations and amendments therein, to receive the patent, and to transact all business in the Patent and Trademark Office connected therewith:

William J. Burke, Reg. No. 29,138  
John V. Silverio, Reg. No. 34,014

I hereby direct that all correspondence and telephone calls in connection with this application be addressed to:

William J. Burke  
Sarnoff Corporation  
c/o Patent Operations  
CN 5300  
Princeton, NJ 08543-5300  
Tel.(609) 734-2560  
Fax.(609) 734-2673

**DECLARATION**

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

**SIGNATURES**

Full name of first inventor: Christopher Hugh Strolle

Inventor's signature: \_\_\_\_\_

Date: \_\_\_\_\_ Country of Citizenship: US

Residence and Post Office Address: 275 Bickley Road, Glenside, PA 19038